

### The Embedded I/O Company

# **TAMC631**

# **Reconfigurable FPGA**

Version 1.0

### **User Manual**

Issue 1.0.0 October 2010



#### **TAMC631-10**

XC6SLX25T-2, 256 MB DDR3, Mid-Size front panel

#### **TAMC631-11**

as TAMC631-10R but Full-Size front panel

#### **TAMC631-12**

XC6SLX75T-2, 256 MB DDR3, Mid-Size front panel

#### **TAMC631-13**

as TAMC631-12R but Full-Size front panel

This document contains information, which is proprietary to TEWS TECHNOLOGIES GmbH. Any reproduction without written permission is forbidden.

TEWS TECHNOLOGIES GmbH has made any effort to ensure that this manual is accurate and complete. However TEWS TECHNOLOGIES GmbH reserves the right to change the product described in this document at any time without notice.

TEWS TECHNOLOGIES GmbH is not liable for any damage arising out of the application or use of the device described herein.

#### **Style Conventions**

Hexadecimal characters are specified with prefix 0x, i.e. 0x029E (that means hexadecimal value 029E).

For signals on hardware products, an "Active Low' is represented by the signal name with # following, i.e. IP\_RESET#.

Access terms are described as:

W Write Only
R Read Only
R/W Read/Write
R/C Read/Clear
R/S Read/Set

#### ©2010 by TEWS TECHNOLOGIES GmbH

All trademarks mentioned are property of their respective owners.



Issue Description		Date
1.0.0	Initial Issue	October 2010



# **Table of Contents**

1	PRODUCT DESCRIPTION	8			
2	TECHNICAL SPECIFICATION9				
3	HANDLING AND OPERATION INSTRUCTION	10			
	3.1 ESD Protection	10			
	3.2 Thermal Considerations	10			
	3.3 I/O Signaling Voltages	10			
	3.4 TAMC631 Mid-size Option Usage Restrictions	10			
	3.5 Voltage Limits on FMCs	10			
4	MODULE MANAGEMENT	11			
	4.1 Indicators / Front Panel LEDs	11			
	4.2 Temperature and Voltage Sensors	11			
	4.3 Connectivity	12			
5	FUNCTIONAL DESCRIPTION	13			
	5.1 Block Diagram	13			
	5.2 FPGA	14			
	5.3 Multi Gigabit Transceiver (GTPs)	15			
	5.4 Configuration	16			
	5.4.1 Configuration DIP-Switch	16			
	5.4.2 JTAG				
	5.4.3 Selecting the Configuration Source				
	5.5.1 Clock Sources				
	5.5.2 Programmable Clock Generator				
	5.6 Memory				
	5.6.1 DDR3 SDRAM	20			
	5.6.2 SPI-Flash				
	5.7 FMC Module Slot				
	5.7.1 VADJ				
	5.8 GPIO				
	5.10 On Board Indicators				
	5.10 On Board Indicators				
6					
O					
	6.1 Clock Generator Configuration				
	6.1.1 File Creation				
	6.2 Example Design				
7	INSTALLATION				
-	7.1 AMC Module Insertion & Hot-Swap				
	7.1.1 Insertion				
	7.1.2 Extraction	29			
	7.2 Installation of an FMC Module				
	7.3 Using FMCs with Mid-size faceplates				
	7.4 Voltage Limits on FMC Modules	30			



8	PIN ASSIGNMENT – I/O CONNECTOR	31
	8.1 Overview	31
	8.2 I/O Circuitry	
	8.2.1 Differential Signaling	
	8.3 J2 JTAG Header	32
	8.4 X1 AMC-Connector	33
	8.5 X2 FMC LPC Connector	
	8.6 X3 Debug-Connector	



# **List of Figures**

FIGURE 1-1:BLOCK DIAGRAM	
FIGURE 5-1: FPGA BLOCK DIAGRAM	13
FIGURE 5-2: GTP BLOCK DIAGRAM	15
FIGURE 5-3: JTAG-CHAIN SEGMENTATION	17
FIGURE 5-4: CONFIGURATION SOURCE SELECTION	18
FIGURE 5-5: FPGA CLOCK SOURCES	18
FIGURE 5-6: AN FMC MODULE	23
FIGURE 7-1: USING FMCS WITH MID-SIZE FACEPLATES	30
FIGURE 8-1: CONNECTOR POSITIONS	31
FIGURE 8-2: CONNECTOR AND DIP-SWITCH POSITIONS	31



# **List of Tables**

TABLE 2-1: TECHNICAL SPECIFICATION	9
TABLE 4-1: FRONT PANEL LEDS	11
TABLE 4-2: TEMPERATURE AND VOLTAGE SENSORS	11
TABLE 5-1: FPGA FEATURE OVERVIEW	14
TABLE 5-2: FPGA BANK USAGE	14
TABLE 5-3: MULTI GIGABIT TRANSCEIVER CONNECTIONS	15
TABLE 5-4: MULTI GIGABIT TRANSCEIVER REFERENCE CLOCKS	16
TABLE 5-5: CONFIGURATION DIP-SWITCH SETTINGS	16
TABLE 5-6: CONFIGURATION DIP-SWITCH S1-S3 SETTINGS	17
TABLE 5-7: CONFIGURATION DIP-SWITCH S4 SETTINGS	18
TABLE 5-8: AVAILABLE FPGA CLOCKS	19
TABLE 5-9: PROGRAMMABLE CLOCK	20
TABLE 5-10: DDR3 SDRAM INTERFACE	22
TABLE 5-11: DDR3 SDRAM PART HISTORY	22
TABLE 5-12: FPGA SPI-FLASH CONNECTIONS	22
TABLE 5-13: FMC-INTERFACE	24
TABLE 5-14: FMC-SUPPLIES	25
TABLE 5-15: FPGA GENERAL PURPOSE I/O	25
TABLE 5-16: FPGA ADDITIONAL USER I/O	26
TABLE 5-17: BOARD-STATUS LEDS	27
TABLE 5-18: USER LEDS	27
TABLE 7-1: AMC MODULE INSERTION	29
TABLE 7-2: AMC MODULE EXTRACTION	29
TABLE 7-3: VOLTAGE LIMITS ON FMC MODULES	30
TABLE 8-1: PIN ASSIGNMENT JTAG HEADER J2	32
TABLE 8-2: PIN ASSIGNMENT AMC CONNECTOR X1	33
TABLE 8-3: PIN ASSIGNMENT FMC-CONNECTOR X2	34
TABLE 8-4: PIN ASSIGNMENT DEBUG CONNECTOR X3	35



# 1 Product Description

The TAMC631 is a standard single Mid-Size or Full-Size AMC.1 Type 1 module providing a user configurable XC6SLX25T-2 or XC6SLX75T-2 Spartan-6 FPGA. The Spartan-6's PCIe Endpoint Block is connected to AMC port 4. The TAMC631 with XC6SLX75T FPGA also provides connections to AMC port 0 & 1.

For flexible front I/O solutions the TAMC631 provides a VITA 57.1 FMC Module slot with a low-pin count connector, allowing active and passive signal conditioning. All FMC I/O lines are directly connected to the FPGA, which maintains the flexibility of the Select I/O technology of the Spartan-6 FPGA. The low-pin count interface includes one multi-gigabit link.

The FPGA is connected to two banks of 128 Mbytes, 16 bit wide DDR3 SDRAM. The SRAM-interface uses the hardwired internal Memory Controller Blocks of the Spartan-6.

The FPGA is configured by a platform flash which is programmable via a JTAG header. The JTAG header also supports readback and real-time debugging of the FPGA design (using Xilinx "ChipScope").

A clock generator supplies up to three different clock frequencies between 5 kHz and 500 MHz to the FPGA. The clock generator settings are programmable via JTAG and are stored in an EEPROM. In addition two differential reference clocks are available from the FMC slot to the FPGA.

User applications for the TAMC631 can be developed using the design software ISE WebPACK which can be downloaded free of charge from www.xilinx.com.

TEWS offers an FPGA Development Kit (FDK) which includes the TAMC631 User Manual, a well documented basic example design and an .ucf file with all necessary pin assignments and basic timing constraints. The example design covers the main functionalities of the TAMC631. It implements a DMA capable PCIe endpoint with interrupt support, register mapping, DDR3 memory access and basic I/O to the FMC slot. It comes as a Xilinx ISE project with source code and as ready-to-download bitstream.

Please note: The basic example design requires the Embedded Development Kit (EDK), which is part of the Embedded or System Edition of the ISE Design Suite from Xilinx (can be downloaded from <a href="https://www.xilinx.com">www.xilinx.com</a>, a 30 day evaluation license is available).




Figure 1-1: Block Diagram



# 2 Technical Specification

Advanced Mezzanine Card (AMC) Interface conforming to PICMG® AMC. O R2.0, Single-width / Mid-Size or Full-Size module PICMG® AMC. 1 R1.0 PCIe single lane (x1) port (AMC.1 Type 1 compliant) Spartan-6 GTPs connected to AMC port 0 and 1 (-12 & -13 only)	AMC Interface			
(AMC.1 Type 1 compliant)   Spartan-6 GTPs connected to AMC port 0 and 1 (-12 & -13 only)   IPMI	Mechanical Interface			
IPMI   IPMI   Version   1.5   Blue Hot-Swap LED   Red Failure Indication LED (LED1)   Green Board OK / User LED (LED2)	Electrical Interface	(AMC.1 Type 1 compliant)		
Blue Hot-Swap LED   Red Failure Indication LED (LED1)   Green Board OK / User LED (LED2)	IPMI	1 ,		
Red Failure Indication LED (LED1) Green Board OK / User LED (LED2)  On Board Devices  PCIe Endpoint Spartan-6 PCI Express Endpoint Block  Xilinx Spartan-6 TAMC631-10: XC6SLX25T-2 TAMC631-11: XC6SLX25T-2 TAMC631-12: XC6SLX25T-2 TAMC631-13: XC6SLX75T-2 TAMC631-13: XC6SLX75T-2 TAMC631-13: XC6SLX75T-2  DDR3 RAM MT41J64M16 (Micron) 64 Meg x 16 Bit  Programmable Clock Generator  I/O Connector FMC low pin count slot according to VITA 57.1  User Defined Signals 34 differential or 68 single-ended I/O plus 2 differential Clocks  Multi-Gigabit-Interfaces 1  Physical Data  Power Requirements Depends on FPGA design. 300 mA typical @ +12V DC (Payload Power, Blank FPGA) 35 mA typical @ +3.3V DC (Management Power) Additional power is used by the FMC. 4.5A as per Module Current Requirement  Temperature Range Operating -40°C to +85°C Storage -40°C to +85°C  MTBF values shown are based on calculation according to MIL-HDBK-217F and MIL-HDBK-217F Notice 2: Environment: Ga 20°C. The MTBF calculation is based on component FIT rates provided by the component suppliers. If FIT rates are not available, MIL-HDBK-217F and MIL-HDBK-217F Notice 2: Formulas are used for FIT rate calculation.  Humidity 5 – 95 % non-condensing	IPMI Version	1.5		
Spartan-6 PCI Express Endpoint Block	Front Panel LEDs	Red Failure Indication LED (LED1)		
Water configurable FPGA	On Board Devices			
TAMC631-10: XC6SLX25T-2 TAMC631-11: XC6SLX25T-2 TAMC631-12: XC6SLX75T-2 TAMC631-13: XC6SLX75T-2 TAMC631-13: XC6SLX75T-2 TAMC631-13: XC6SLX75T-2  DDR3 RAM MT41J64M16 (Micron) 64 Meg x 16 Bit  Programmable Clock Generator  //O Interface  //O Connector FMC low pin count slot according to VITA 57.1  User Defined Signals 34 differential or 68 single-ended I/O plus 2 differential Clocks  Multi-Gigabit-Interfaces 1  Physical Data  Power Requirements Depends on FPGA design. 300 mA typical @ +12V DC (Payload Power, Blank FPGA) 35 mA typical @ +3.3V DC (Management Power) Additional power is used by the FMC. 4.5A as per Module Current Requirement  Temperature Range Operating -40°C to +85°C Storage -40°C to +85°C  MTBF 260 000 h MTBF values shown are based on calculation according to MIL-HDBK-217F and MIL-HDBK-217F Notice 2; Environment: G <sub>B</sub> 20°C. The MTBF calculation is based on component FIT rates provided by the component suppliers. IF FIT rates are not available, MIL-HDBK-217F and MIL-HDBK-217F Notice 2 formulas are used for FIT rate calculation.  Humidity 5 – 95 % non-condensing	PCIe Endpoint	Spartan-6 PCI Express Endpoint Block		
Programmable Clock Generator  I/O Interface  I/O Connector  User Defined Signals  Addifferential or 68 single-ended I/O plus 2 differential Clocks  Multi-Gigabit-Interfaces  1  Physical Data  Power Requirements  Depends on FPGA design. 300 mA typical @ +12V DC (Payload Power, Blank FPGA) 35 mA typical @ +3.3V DC (Management Power) Additional power is used by the FMC. 4.5A as per Module Current Requirement  Temperature Range  Operating -40°C to +85°C Storage -40°C to +85°C  MTBF  260 000 h  MTBF values shown are based on calculation according to MIL-HDBK-217F and MIL-HDBK-217F Notice 2; Environment: G <sub>B</sub> 20°C. The MTBF calculation is based on component FIT rates provided by the component suppliers. If FIT rates are not available, MIL-HDBK-217F and MIL-HDBK-217F Notice 2 formulas are used for FIT rate calculation.  Humidity  5 – 95 % non-condensing	User configurable FPGA	Xilinx Spartan-6 TAMC631-10: XC6SLX25T-2 TAMC631-11: XC6SLX25T-2 TAMC631-12: XC6SLX75T-2		
I/O Interface   I/O Connector   FMC low pin count slot according to VITA 57.1	DDR3 RAM	MT41J64M16 (Micron) 64 Meg x 16 Bit		
### In the Image is a part of the Image is a		5V9885 (IDT)		
User Defined Signals  34 differential or 68 single-ended I/O plus 2 differential Clocks  Multi-Gigabit-Interfaces  1  Physical Data  Power Requirements  Depends on FPGA design. 300 mA typical @ +12V DC (Payload Power, Blank FPGA) 35 mA typical @ +3.3V DC (Management Power) Additional power is used by the FMC. 4.5A as per Module Current Requirement  Temperature Range  Operating Storage  -40°C to +85°C -40°C to +85°C  WTBF  260 000 h  MTBF values shown are based on calculation according to MIL-HDBK-217F and MIL-HDBK-217F Notice 2; Environment: Gg 20°C. The MTBF calculation is based on component FIT rates provided by the component suppliers. If FIT rates are not available, MIL-HDBK-217F and MIL-HDBK-217F Notice 2 formulas are used for FIT rate calculation.  Humidity  5 - 95 % non-condensing	I/O Interface			
Multi-Gigabit-Interfaces       1         Physical Data       Depends on FPGA design.         300 mA typical @ +12V DC (Payload Power, Blank FPGA)         35 mA typical @ +3.3V DC (Management Power)         Additional power is used by the FMC.         4.5A as per Module Current Requirement         Temperature Range       Operating Storage -40°C to +85°C -40°C to +85°C         MTBF       260 000 h MTBF values shown are based on calculation according to MIL-HDBK-217F and MIL-HDBK-217F Notice 2; Environment: GB 20°C.         The MTBF calculation is based on component FIT rates provided by the component suppliers. If FIT rates are not available, MIL-HDBK-217F and MIL-HDBK-217F Notice 2 formulas are used for FIT rate calculation.         Humidity       5 – 95 % non-condensing	I/O Connector	FMC low pin count slot according to VITA 57.1		
Power Requirements  Depends on FPGA design. 300 mA typical @ +12V DC (Payload Power, Blank FPGA) 35 mA typical @ +3.3V DC (Management Power) Additional power is used by the FMC. 4.5A as per Module Current Requirement  Temperature Range  Operating	<b>User Defined Signals</b>	34 differential or 68 single-ended I/O plus 2 differential Clock	ks	
Power Requirements  Depends on FPGA design. 300 mA typical @ +12V DC (Payload Power, Blank FPGA) 35 mA typical @ +3.3V DC (Management Power) Additional power is used by the FMC. 4.5A as per Module Current Requirement  Temperature Range  Operating	Multi-Gigabit-Interfaces	1		
300 mA typical @ +12V DC (Payload Power, Blank FPGA) 35 mA typical @ +3.3V DC (Management Power) Additional power is used by the FMC. 4.5A as per Module Current Requirement  Temperature Range Operating -40°C to +85°C Storage -40°C to +85°C  MTBF  260 000 h MTBF values shown are based on calculation according to MIL-HDBK-217F and MIL-HDBK-217F Notice 2; Environment: G <sub>B</sub> 20°C. The MTBF calculation is based on component FIT rates provided by the component suppliers. If FIT rates are not available, MIL-HDBK-217F and MIL-HDBK-217F Notice 2 formulas are used for FIT rate calculation.  Humidity  5 – 95 % non-condensing	Physical Data			
Storage -40°C to +85°C  260 000 h  MTBF values shown are based on calculation according to MIL-HDBK-217F and MIL-HDBK-217F Notice 2; Environment: G <sub>B</sub> 20°C.  The MTBF calculation is based on component FIT rates provided by the component suppliers. If FIT rates are not available, MIL-HDBK-217F and MIL-HDBK-217F Notice 2 formulas are used for FIT rate calculation.  Humidity 5 – 95 % non-condensing	Power Requirements	300 mA typical @ +12V DC (Payload Power, Blank FPGA) 35 mA typical @ +3.3V DC (Management Power) Additional power is used by the FMC.		
$\begin{tabular}{lll} MTBF \ values \ shown \ are \ based \ on \ calculation \ according \ to \ MIL-HDBK-217F \ and \ MIL-HDBK-217F \ Notice \ 2; \ Environment: \ G_B \ 20^{\circ}C. \\ The \ MTBF \ calculation \ is \ based \ on \ component \ FIT \ rates \ provided \ by \ the \ component \ suppliers. \ If \ FIT \ rates \ are \ not \ available, \ MIL-HDBK-217F \ and \ MIL-HDBK-217F \ Notice \ 2 \ formulas \ are \ used \ for \ FIT \ rate \ calculation. \\ \begin{tabular}{lllll} \end{tabular}$	Temperature Range	Operating -40°C to +85°C		
	MTBF	MTBF values shown are based on calculation according to MIL-HDBK-217F and MIL-HDBK-217F Notice 2; Environment: $G_B$ 20°C. The MTBF calculation is based on component FIT rates provided by the component suppliers. If FIT rates are not available, MIL-HDBK-217F and		
Weight 102 a	Humidity	5 – 95 % non-condensing		
· · - 3	Weight	102 g		

Table 2-1: Technical Specification



# 3 Handling and Operation Instruction

#### 3.1 ESD Protection



The TAMC631 is sensitive to static electricity. Packing, unpacking and all other handling of the TAMC631 has to be done in an ESD/EOS protected Area.

### 3.2 Thermal Considerations



Forced air cooling is recommended during operation. Without forced air cooling, damage to the device can occur.

# 3.3 I/O Signaling Voltages



The FPGA I/O-Lines to the FMC Slot are directly connected to the FPGA I/O pins. The I/O voltage of these FPGA I/O pins is 3.3V maximum.

The FPGA I/O pins are NOT 5V tolerant.

# 3.4 TAMC631 Mid-size Option Usage Restrictions



Please note that the mid-size module has restrictions to its usage because of a component height violation. It is within the responsibility of the user to carefully check if the mid-size module with its component height violation can be used in his system. Otherwise damage of the TAMC631 or its slot to be used in may occur!

Refer to the chapter "Using FMCs with Mid-size faceplates" for details.

### 3.5 Voltage Limits on FMCs



The AMC.0 specification limits the voltages on AMC modules. These limits also apply to mounted FMCs.

Refer to the chapter "Voltage Limits on FMC Modules" for details.



# 4 Module Management

The TAMC631's Module Management Controller (MMC) provides the management interface to the AMC carrier, temperature and voltage sensors, board reset, and the IPMI implementation.

### 4.1 Indicators / Front Panel LEDs

For a quick visual inspection the TAMC631 offers three mandatory AMC front panel LEDs.

LED	Color	State	Description
HS	Blue	Off	No Power or module is powered
		Short Blink	Hot-Swap negotiation (extraction)
		Long Blink	Hot-Swap negotiation (insertion)
		On	Module is ready to be powered or module is ready to be unpowered
FAIL	Red	Off	No fault
		On	Failure or out of service status
USER	Green	Off	Design dependent, can be controlled by
		On	the FPGA. Refer to "Additional User-I/O"
		Blink	

Table 4-1: Front Panel LEDs

# 4.2 Temperature and Voltage Sensors

Sensor Number	Signal Type	Signal Monitored
0	Event	Hot-swap switch
1	Temperature	LM75 #1
2	Temperature	LM75 #2
3	Voltage	+12V (PWR)
4	Voltage	+12V (FMC)
5	Voltage	+5V
6	Voltage	+1.8V

Table 4-2: Temperature and Voltage Sensors



# 4.3 Connectivity

The TAMC631's Spartan-6 FPGA allows implementing a wide range of interfaces (Serial RapidIO, PCI-Express, Gig.-Eth., SAS, SATA, XAUI, etc.). The MMC stores a Connectivity Record for each interface that is implemented by the TAMC631. By default, the MMC of the TAMC631 stores the following Connectivity Records:

- Single x1 2.5 Gbps PCI-Express Link on AMC Port 4
- 2x GbE Links on AMC Ports 0-1 (only for TAMC631 with Spartan-6 LX75T)

AMC FCLKA (CLK3) is connected to the FPGA via a PCIe jitter-attenuator that scales the Clock from 100 MHz up to 125 MHz and reduces the Clock Jitter. The PCI-Express Interface works with SSC and non SSC PCI-Express Reference Clocks.



# 5 Functional Description

# 5.1 Block Diagram




Figure 5-1: FPGA Block Diagram



### **5.2 FPGA**

The FPGA is a Spartan-6 LX25T or LX75T FPGA. Each Spartan-6 FPGA in FGG484 package provides two Memory Controller Blocks and an Endpoint Block for PCI Express.

Spartan-6	Slices	Flip- Flops	DSP48A1 Slices	Block RAM (Kb)	CMTs	GTP Transceivers
LX25T	3.758	30.064	38	936	2	2
LX75T	11.662	93.296	132	3.096	6	4

Table 5-1: FPGA Feature Overview

The board supports JTAG or master serial mode configuration, the latter from a platform flash or a SPI-Flash. The FPGA is equipped with 4 I/O banks and 2 (25LXT) or 4 (75LXT) GTP transceivers.

Bank	V <sub>cco</sub>	V <sub>REF</sub>	Signals			
Bank 0	VADJ	VREF_A_M2C	LA[0016]			
Bank 1	1.5V	0.75V	DDR3 Bank A	+GPIO		
Bank 2	VADJ	VREF_A_M2C	LA[1733]	+Configuration		
Bank 3	1.5V	0.75V	DDR3 Bank B	+GPIO		
GTP0	PCIe Endpoint Blo	ock				
GTP1	FMC DP0	FMC DP0				
GTP2	AMC Backplane			LX75T only		
GTP3	AMC Backplane			AMC Backplane LX75T only		LX75T only

Table 5-2: FPGA Bank Usage

All FMC I/O lines are directly connected to the FPGA-pins. Refer to the Xilinx UG381: *Spartan-6 FPGA SelectIO Resources User Guide* for SelectI/O interface signal standards, slew rate control and current drive strength capabilities.



# 5.3 Multi Gigabit Transceiver (GTPs)




Figure 5-2: GTP Block Diagram

The TAMC631 provides 2 MGTs:

- One MGT is wired to the AMC port 4. This is the MGT preferred by the Spartan-6 PCI Express Endpoint Block.
- One MGT is wired to the FMC LPC connector (DP0)

The XC6SLX75T option provides two additional MGTs:

• Two MGTs are wired to AMC port 0 & 1

MGT	Signal	FPGA Pins	Connected to
MGT0_101	MGTTX	B6 / A6	AMC port 4, PCIe
	MGTRX	D7 / C7	
MGT1_101	MGTTX	B8 / A8	FMC DP0
	MGTRX	D9 / C9	
MGT0_123	MGTTX	B14 / A14	AMC port 0
	MGTRX	D13 / C13	
MGT1_123	MGTTX	B16 / A16	AMC port 1
	MGTRX	D15 / C15	

Table 5-3: Multi Gigabit Transceiver Connections



The GTP clock MGT0\_101 is derived from the 100 MHz AMC fabric clock with a Jitter Attenuator designed for the use in PCI Express systems.

The GTP clock MGT1\_101 is directly connected to the FMC's GBTCLK0\_M2C signal.

The GTP clock MGT0\_123 is generated by a low-jitter clock generator. GTP clock MGT1\_123 can share the GTP clock MGT0\_123.

MGT	Signal	FPGA Pins	Connected to
MGT0_101	MGTREFCLK	A10 / B10	125 MHz
MGT1_101	MGTREFCLK	C11 / D11	GBTCLK0_M2C
MGT0_123	MGTREFCLK	A12 / B12	125 MHz
MGT1_123	MGTREFCLK	E12 / F12	n.c.

Table 5-4: Multi Gigabit Transceiver Reference Clocks

### 5.4 Configuration

The FPGA can be configured by following sources:

- Platform Flash
- SPI-Flash
- JTAG

The configuration flash can be selected with a DIP-switch; alternatively JTAG configuration is always available. Both flashes use the Master Serial / SPI configuration mode. A green on board "DONE"-LED is lit when the configuration has finished.

### 5.4.1 Configuration DIP-Switch

The Configuration DIP-Switch allows to select the configuration flash (Platform Flash or SPI) and to configure the JTAG-chain. The Configuration DIP-Switch is located on the back side of the TAMC631.

Switch	Signal	Description				
S1	ON	Include FPGA and Platform Flash in JTAG-chain				
	OFF	Bypass FPGA and Platform Flash				
S2	ON	Include Clock Generator in JTAG-chain				
	OFF	Bypass Clock Generator				
S3	ON	Include FMC-slot in JTAG-chain if an FMC is installed				
	OFF	Bypass FMC-slot				
S4	ON	Configure FPGA from SPI-Flash				
	OFF	Configure FPGA from Platform Flash				

Table 5-5: Configuration DIP-Switch Settings



#### 5.4.2 JTAG

For direct FPGA configuration, FPGA readback or in-system diagnostics with ChipScope, the JTAG Header can be used to access the JTAG-chain. The JTAG-chain can be extended to include the FMC-Slot, so JTAG capable FMCs can be used.

The JTAG-chain is accessible from the JTAG Header, the Debug Connector or from the AMC backplane JTAG port (option). These are connected in parallel, so only one connection should be made to avoid signal contentions.

To ease the use of JTAG-chain, it can be partitioned into segments. Each segment can be separately held inactive and thereby excluded ("bypassed") from the chain. In this way it is possible to target a specific JTAG device which makes the use of the .svf generating software more convenient. It also allows masking the on board JTAG devices when a JTAG-device on a mounted FMC is targeted.




Figure 5-3: JTAG-Chain Segmentation

The first segment contains the FPGA and the configuration device. The second segment contains the clock generator. The third segment contains the FMC-Slot. The latter segment is only activated when an FMC is installed (PRSNT M2C# is asserted). Selection of these segments is controlled by a DIP-Switch.

Switch	Signal	Description
S1	ON	Include FPGA and Platform Flash in JTAG-chain
	OFF	Bypass FPGA and Platform Flash
S2	ON	Include Clock Generator in JTAG-chain
	OFF	Bypass Clock Generator
S3	ON	Include FMC-slot in JTAG-chain if FMC is installed
	OFF	Bypass FMC-slot

Table 5-6: Configuration DIP-Switch S1-S3 Settings

Devices in inactive segments are hold in the Test-Logic-Reset State. The FPGA/configuration device segment and the clock generator segment are active by default.

### **5.4.3** Selecting the Configuration Source

Besides direct JTAG configuration the TAMC631 provides two configuration sources, a platform flash and a SPI-Flash. Both devices share common pins, so a selection must be made. This selection is made with the SPI Enable Switch (S4). If it is set OFF, the platform flash is selected as configuration source, if it is set ON, the SPI-Flash is selected for configuration.






Figure 5-4: Configuration Source Selection

This selection can be overridden by the MMC to enable code updates and revision selection via IPMI.

After the FPGA configuration, the SPI-Flash is always user accessible, regardless of the SPI Enable Switch setting to enable the user to use it in his design, i. e. for data or code storage.

Switch	Signal	Description
S4	ON	Configure FPGA from SPI-Flash
	OFF	Configure FPGA from Platform Flash

Table 5-7: Configuration DIP-Switch S4 Settings

### 5.5 Clocking

#### 5.5.1 Clock Sources




Figure 5-5: FPGA Clock Sources

The TAMC631 uses 4 main clock sources:

- 3 user programmable clocks (2 single-ended, 1 differential), provided by an IDT5V9885 programmable clock generator. These clocks are connected to global clock pins of the Spartan-6 FPGA. The IDT5V9885 is JTAG programmable.
- Clocks provided by the FMC slot. These clocks are connected to global clock pins of the Spartan-6 FPGA, except GBTCLK0\_M2C, which is connected to a GTP reference clock input.
- 100 MHz AMC fabric clock, converted to 125 MHz (default) by an ICS874001I-05 PCI Express jitter-attenuator. This clock is connected to a GTP reference clock input.
- 125 MHz (default), provided by a CDCM61001 low-jitter clock generator. This clock is connected to a GTP reference clock input.



Contact factory for non-default GTP reference clock frequencies.

The following table lists the available clock sources on the TAMC631:

FPGA Clock-Pin Name	FPGA Pin Number	Source	Description	
MGTREFCLK0_101	A10 / B10	FCLKA (100 MHz AMC fabric clock) through PCI Express Jitter Attenuator	125 MHz (default)	
MGTREFCLK1_101	C11 / D11	GBTCLK0_M2C	depends on FMC	
MGTREFCLK0_123	A12 / B12	Low-Jitter Clock Generator	125 MHz (default)	
MGTREFCLK1_123	E12 / F12	n.c.	-	
IO_L30N_GCLK0	AB13	IDT5V9885 clock generator: USER_CLK0	User programmable single-ended clock. Can be used as configuration clock. Refer to the next chapter for default value	
IO_L30P_GCLK1	Y13	IDT5V9885 clock generator: USER_CLK1	User programmable single-ended clock. Refer to the next chapter for default value	
IO_L29N_GCLK2	U12	FMC low pin count connector:	Depends on FMC	
IO_L29P_GCLK3	T12	LA17_CC		
IO_L37N_GCLK12	F16	FMC low pin count connector:	Depends on FMC	
IO_L37P_GCLK13	E16	CLK0_M2C		
IO_L36N_GCLK14	F15	IDT5V9885 clock generator:	User programmable	
IO_L36P_GCLK15	F14	USER_CLK2	differential clock. Refer to the next chapter for default value	
IO_L35N_GCLK16	G11	FMC low pin count connector:	depends on FMC	
IO_L35P_GCLK17	H12	LA01_CC		
IO_L34N_GCLK18	F10	FMC low pin count connector:	depends on FMC	
IO_L34P_GCLK19	G9	LA00_CC		
IO_L31P_GCLK31	AA12	FMC low pin count connector:	depends on FMC	
IO_L31N_GCLK30	AB12	LA18_CC		
IO_L32P_GCLK29	Y11	FMC low pin count connector:	depends on FMC	
IO_L32N_GCLK28	AB11	CLK1_M2C		

Table 5-8: Available FPGA clocks

AMC FCLKA (CLK3) is connected to the FPGA via a PCIe jitter-attenuator that scales the Clock from 100 MHz up to 125 MHz and reduces the Clock Jitter.



#### 5.5.2 Programmable Clock Generator

The TAMC631 provides a user programmable IDT5V9885 clock generator. The clock generator allows adapting the user-clocks to specific application needs.

IDT supplies the "IDT Programmable Clock" programming software, which can be used to change the clock settings. The input of the clock generator is a 40 MHz clock. The default clock settings are:

IDT Pin	Frequency	FPGA Pin	Description	
REFIN	40 MHz	-	Clock generator reference clock	
OUT1	-	-	Unused, not connected to the FPGA	
OUT 2	20 MHz	AB13	USER_CLK0, can be used as CCLK.	
OUT 3	100 MHz	Y13	USER_CLK1	
OUT 4	200 MHz	F14 / F15	USER_CLK2, differential	
OUT 5	-	-	Unused, not connected to the FPGA	
OUT 6	-	-	Unused, not connected to the FPGA	

Table 5-9: Programmable Clock

When changing the clock settings, following rule must be observed:

The clock generator device offers 4 configuration sets. These must be identical; otherwise the device will load invalid configuration data on power up.

When USER\_CLK0 is used as configuration Clock (CCLK), it should be no more than 20 MHz, as this is the maximum frequency for read operations on the SPI-Flash.

For an instruction how to reprogram the clock generator, refer to chapter "6.1 Clock Generator Configuration".

### 5.6 Memory

The TAMC631 is equipped with two banks of 128 Mbytes, 16 bit wide DDR3 SDRAM and one 32 Mbit non-volatile SPI-Flash. The SPI-Flash can also be used as configuration memory.

#### **5.6.1 DDR3 SDRAM**

The TAMC631 provides two MT41J64M16 (96-ball) DDR3 memory components. They are accessible through the memory controller block hard-IPs in bank 1 and bank 3 of the Spartan-6 FPGA, using SSTL15 signaling.

The memory component's CS# is fixed to GND. The address bits A14 and A13 are memory address expansion bits.

Signal	DDR DDR		Termination	Memory Device		
	Bank A FPGA Pin	Bank B FPGA Pin		Pin	Name	
A0	H21	K2	$49.9\Omega V_{TT}$	N3	A0	
A1	H22	K1	$49.9\Omega V_{TT}$	P7	A1	



Signal	DDR	DDR	Termination	Memor	y Device
	Bank A FPGA Pin	Bank B FPGA Pin		Pin	Name
A2	G22	K5	49.9Ω V <sub>TT</sub>	P3	A2
A3	J20	M6	49.9Ω V <sub>TT</sub>	N2	A3
A4	H20	НЗ	49.9Ω V <sub>TT</sub>	P8	A4
A5	M20	МЗ	49.9Ω V <sub>TT</sub>	P2	A5
A6	M19	L4	49.9Ω V <sub>TT</sub>	R8	A6
A7	G20	K6	49.9Ω V <sub>TT</sub>	R2	A7
A8	E20	G3	49.9Ω V <sub>TT</sub>	T8	A8
A9	E22	G1	49.9Ω V <sub>TT</sub>	R3	A9
A10	J19	J4	49.9Ω V <sub>TT</sub>	L7	A10/AP
A11	H19	E1	49.9Ω V <sub>TT</sub>	R7	A11
A12	F22	F1	49.9Ω V <sub>TT</sub>	N7	A12/BCN
A13	G19	J6	49.9Ω V <sub>TT</sub>	Т3	NC/A13
A14	F20	H5	49.9Ω V <sub>TT</sub>	T7	NC/A14
BA0	K17	J3	49.9Ω V <sub>TT</sub>	M2	BA0
BA1	L17	J1	49.9Ω V <sub>TT</sub>	N8	BA1
BA2	K18	H1	49.9Ω V <sub>TT</sub>	М3	BA2
RAS#	K21	M5	49.9Ω V <sub>TT</sub>	J3	RAS#
CAS#	K22	M4	49.9Ω V <sub>TT</sub>	K3	CAS#
WE#	K19	H2	49.9Ω V <sub>TT</sub>	L3	WE#
CS#	-	-	100Ω GND	L2	CS#
RESET#	H18	E3	4.7kΩ GND	T2	RESET#
CKE	F21	F2	4.7kΩ GND	K9	CKE
ODT	J22	L6	49.9Ω V <sub>TT</sub>	K1	ODT
DQ0	R20	R3	ODT	E3	DQ0
DQ1	R22	R1	ODT	F7	DQ1
DQ2	P21	P2	ODT	F2	DQ2
DQ3	P22	P1	ODT	F8	DQ3
DQ4	L20	L3	ODT	H3	DQ4
DQ5	L22	L1	ODT	H8	DQ5
DQ6	M21	M2	ODT	G2	DQ6
DQ7	M22	M1	ODT	H7	DQ7
DQ8	T21	T2	ODT	D7	DQ8
DQ9	T22	T1	ODT	C3	DQ9
DQ10	U20	U3	ODT	C8	DQ10
DQ11	U22	U1	ODT	C2	DQ11
DQ12	W20	W3	ODT	A7	DQ12
DQ13	W22	W1	ODT	A2	DQ13



Signal	DDR	DDR	Termination	Memory	y Device
	Bank A FPGA Pin	Bank B FPGA Pin		Pin	Name
DQ14	Y21	Y2	ODT	B8	DQ14
DQ15	Y22	Y1	ODT	A3	DQ15
LDQS	N20	N3	ODT	F3	LDQS
LDQS#	N22	N1	ODT	G3	LDQS#
UDQS	V21	V2	ODT	C7	UDQS
UDQS#	V22	V1	ODT	В7	UDQS#
LDM	N19	N4	ODT	E7	LDM
UDM	P20	P3	ODT	D3	UDM
CK	K20	K4	100Ω	J7	CK
CK#	L19	K3		K7	CK#
RZQ	F18	R7	100Ω GND	-	-
ZIO	P19	W4	open	-	-

Table 5-10: DDR3 SDRAM Interface

For details regarding the DDR3 SDRAM interface, please refer to the DDR3 SDRAM datasheet and the Xilinx UG388: *Spartan-6 FPGA Memory Controller User Guide*.

For reference the following table contains the exact memory component part number for a specific TAMC631 module version. This is important when using the Memory Interface Generator (MIG). If a device is not in the MIG list of supported devices, a custom part must be created in the MIG.

Module Version	DDR3 Device
TAMC631 V1.0 Rev.A	MT41J64M16LA-187E

Table 5-11: DDR3 SDRAM Part History

#### 5.6.2 SPI-Flash

The TAMC631 provides a Numonyx M25P32 32-Mbit serial Flash memory, which can be used for FPGA configuration. After configuration it is always accessible from the FPGA so it also can be used for code or user data storage.

The SPI-EEPROM is connected via voltage translators. Choose an I/O standard appropriate to VADJ.

SPI-Signal	Bank	V <sub>cco</sub>	Pin	Description
С	2	VADJ	Y20	Serial Clock (CCLK)
D	2	VADJ	AB20	Serial Data input (MOSI)
Q	2	VADJ	AA20	Serial Data output (DIN)
S#	2	VADJ	AA3	Chip Select (CS0_B)

Table 5-12: FPGA SPI-Flash Connections



### 5.7 FMC Module Slot

Instead of a front I/O Connector the TAMC631 offers an FPGA Mezzanine Card (FMC) module slot. This allows a wide range of connectors to be used with the TAMC631 and customer specific I/O solutions can be easily applied with the TAMC631.

The FMC standard is described in: VITA 57.1, available at www.vita.com/fmc.




Figure 5-6: An FMC Module

The FMC module can adapt the TAMC631 to various I/O standards, either mechanical (connector) or electrical. A collection of FMC modules with standard I/O connectors are available from TEWS TECHNOLOGIES and other vendors.

The TAMC631 implements the Low Pin Count (LPC) option of the VITA 57.1 specification. It implements the full set of connectivity options for the Low Pin Count option:

- 68 single-ended or 34 differential user defined signals
- 1 MGT link
- 1 MGT reference clock
- 2 differential clocks

Signal	Bank	Pin	Signal	Bank	Pin
LA00_P_CC	0	G9	LA00_N_CC	0	F10
LA01_P_CC	0	H12	LA01_N_CC	0	G11
LA02_P	0	B2	LA02_N	0	A2
LA03_P	0	В3	LA03_N	0	А3
LA04_P	0	C4	LA04_N	0	A4
LA05_P	0	E5	LA05_N	0	E6
LA06_P	0	D4	LA06_N	0	D5
LA07_P	0	G8	LA07_N	0	F9
LA08_P	0	F7	LA08_N	0	F8



Signal	Bank	Pin	Signal	Bank	Pin
LA09_P	0	H10	LA09_N	0	H11
LA10_P	0	H14	LA10_N	0	G15
LA11_P	0	C17	LA11_N	0	A17
LA12_P	0	B18	LA12_N	0	A18
LA13_P	0	D17	LA13_N	0	C18
LA14_P	0	C19	LA14_N	0	A19
LA15_P	0	G16	LA15_N	0	F17
LA16_P	0	B20	LA16_N	0	A20
LA17_P_CC	2	T12	LA17_N_CC	2	U12
LA18_P_CC	2	AA12	LA18_N_CC	2	AB12
LA19_P	2	Y5	LA19_N	2	AB5
LA20_P	2	AA4	LA20_N	2	AB4
LA21_P	2	AA14	LA21_N	2	AB14
LA22_P	2	AA8	LA22_N	2	AB8
LA23_P	2	AA6	LA23_N	2	AB6
LA24_P	2	T7	LA24_N	2	U6
LA25_P	2	Y7	LA25_N	2	AB7
LA26_P	2	Y15	LA26_N	2	AB15
LA27_P	2	AA18	LA27_N	2	AB18
LA28_P	2	Y9	LA28_N	2	AB9
LA29_P	2	R13	LA29_N	2	T14
LA30_P	2	AA16	LA30_N	2	AB16
LA31_P	2	W12	LA31_N	2	Y12
LA32_P	2	V17	LA32_N	2	W18
LA33_P	2	Y17	LA33_N	2	AB17
CLK0_M2C_P	0	E16	CLK0_M2C_N	0	F16
CLK1_M2C_P	2	Y11	CLK1_M2C_N	2	AB11
GBTCLK0_M2C_P	101	C11	GBTCLK0_M2C_N	101	D11
DP0_M2C_P	101	D9	DP0_M2C_N	101	C9
DP0_C2M_P	101	B8	DP0_C2M_N	101	A8

Table 5-13: FMC-Interface

Refer to chapter "X2 FMC LPC Connector" for the FMC LPC Connector pinout.

The geographic address pins GA[0:1] are wired to a default of "00". The FMC's PRSNT\_M2C# and I<sup>2</sup>C signals are also connected to the FPGA. Refer to "Additional User-I/O".



The TAMC631 supports the maximum current for each FMC supply, as defined for a Low Pin Count module slot.

Supply Voltage	Range	Max Amps
VADJ	1.2V - 3.3V	2
3.3V	3.3V	3
12V	12V	1
3.3VAUX	3.3V	20mA

Table 5-14: FMC-Supplies

#### 5.7.1 VADJ

If an FMC is present, the TAMC631 reads the FRU information from the FMC's I<sup>2</sup>C-EEPROM to determine how VADJ has to be set. It uses the value in the "Nominal Voltage" field in the "DC Load" record for VADJ.

If the FMC's I2C-EEPROM is empty or not present, VADJ is set to default of 2.5V.

### **5.8 GPIO**

The TAMC631 has some general purpose I/O connected to the FPGA. The recommended signaling standard is LVCMOS15.

Signal	Bank	V <sub>cco</sub>	Pin	Description
GPIO_SW0	1	1.5V	J16	4x DIP-switch
GPIO_SW1			J17	
GPIO_SW2			C20	
GPIO_SW3			C22	
GPIO_LED0	1	1.5V	N16	4x green on board LEDs
GPIO_LED1			P16	
GPIO_LED2			M17	
GPIO_LED3			M18	
GPIO_BUT	3	1.5V	C1	1x push-button (not installed on board, accessible via debug-connector)

Table 5-15: FPGA General Purpose I/O



### 5.9 Additional User-I/O

The additional user-I/O is composed of debug signals and a couple of signals to the MMC and the FMC. Choose an I/O standard appropriate to the  $V_{\text{CCO}}$  of a particular I/O pin.

Signal	Bank	V <sub>cco</sub>	Pin	Description
UART_RxD	3	1.5V	P5	accessible via debug-connector
UART_TxD			P4	
USER_LED	3	1.5V	AA2	Connected to MMC, pulled to MP, use as open-collector. Controls the AMC "USER" front panel LED2. When edge sensitive, a rising or falling edge of USER_LED triggers the MMC to turn off the USER LED in the front panel for app. 100ms. When level sensitive it directly controls the
USER_LED_CTRL	3	1.5V	AA1	USER LED.  Connected to MMC, pulled to MP, use as open-collector.  When high, USER_LED is edge sensitive. When low, USER_LED is level sensitive
RESET#	3	1.5V	Y3	Payload reset from MMC. The RESET# signal stays low for app. 200ms after Payload Power is turned on.
SCL	3	1.5V	F3	I2C to MMC
SDA			E4	This I2C-interface is for future use.
PRSNT_M2C#	2	VADJ	AA10	FMC present
SCL_FMC	3	1.5V	D1	I2C to FMC
SDA_FMC			D2	The I2C to the FMC allows accessing the I2C-EEPROM on the FMC. This I2C-bus is shared with the MMC.

Table 5-16: FPGA Additional User I/O



### 5.10 On Board Indicators

The TAMC631 provides a couple of board-status LEDs. These include Power-Good and FPGA-DONE status:

Indicator	Color	Position	Description
PG_C2M	Green	On board	Power Good Carrier Card
			Indicates that the VADJ, 12P0V and 3P3V supplies are within tolerance
PG_AMC	Green	On board	AMC Power Good
			Power Good for the whole TAMC631
DONE	Green	On board	FPGA DONE-Pin LED
			Indicates successful FPGA configuration

Table 5-17: Board-Status LEDs

The AMC "USER" front panel LED2 is controllable by the FPGA. In addition the TAMC631 provides 4 GPIO LEDs:

Indicator	Color	FPGA Pin	Position	Description
USER_LED	Green	AA2	Front Panel	User controlled LED, function depends on user application and USER_LED_CTRL
GPIO_LED	Green	N16, P16, M17, M18	On board	FPGA GPIO LEDs

Table 5-18: User LEDs

### 5.11 Thermal Management

Power dissipation is design dependent. Main factors are device utilization, frequency and GTP-transceiver usage. Use the Xilinx XPower Estimator (XPE) or XPower Analyzer to determine if additional cooling requirements as forced air cooling apply.

The Spartan-6 FPGA has a heatsink mounted (Fischer Elektronik ICK S 18 x 18 x 6,5). The heatsink provides a  $R_{TH}$  of 7.1 K/W without air flow, with an additional 1.3 K/W for the mounting hardware.



# 6 Design Help

### **6.1 Clock Generator Configuration**

#### 6.1.1 File Creation

The IDT5V9885C programmable clock generator can be programmed via the JTAG-Chain. IDT supplies the "IDT Programmable Clock" programming software, which supports the export of the .svf file needed by the JTAG programming algorithms.

To use this .svf file, the FPGA and the configuration device must be bypassed and the TAMC631 must not be connected to a JTAG-capable FMC. The clock generator must be the only active segment of the JTAG-chain.

### 6.1.2 Using the iMPACT GUI for Clock Programming

The basic procedure to program the IDT5V9885C via the iMPACT GUI is to open iMPACT and initialize the chain (it is assumed that a Xilinx Platform Cable USB is used). iMPACT will then ask for a BSDL-file. Browse to the IDT5V9885C's BSDL-file and select it. The *IDT Programmable Clock*'s output file can now be assigned as new configuration file and can be played with "Execute XSVF/SVF".

- · Plug a Platform Cable USB into the JTAG Header
- Create a new project
- "Initialize Chain"
- Select the BSDL-File for the IDT5V9885C
- Right-click the IDT5V9885C-symbol and select "Assign New Configuration File..."
- Browse to the IDT Programmable Clock svf output file
- Right-click the IDT5V9885C-symbol and select "Execute XSVF/SVF"
- Close iMPACT.

### 6.2 Example Design

User applications for the TAMC631 can be developed using the design software ISE WebPACK which can be downloaded free of charge from <a href="https://www.xilinx.com">www.xilinx.com</a>.

TEWS offers an FPGA Development Kit (FDK) which includes the TAMC631 User Manual, a well documented basic example design and an .ucf file with all necessary pin assignments and basic timing constraints. The example design covers the main functionalities of the TAMC631. It implements a DMA capable PCle endpoint with interrupt support, register mapping, DDR3 memory access and basic I/O to the FMC slot. It comes as a Xilinx ISE project with source code and as ready-to-download bitstream. This example design can be used as a starting point for own projects.

The basic example design requires the Embedded Development Kit (EDK), which is part of the Embedded or System Edition of the ISE Design Suite from Xilinx (can be downloaded from <a href="www.xilinx.com">www.xilinx.com</a>, a 30 day evaluation license is available) or can be licensed separately. It will not work with the free ISE WebPACK.



# 7 Installation

### 7.1 AMC Module Insertion & Hot-Swap

#### 7.1.1 Insertion

Typical insertion sequence:

Handle	Blue LED	Description
Open (Full extracted)	OFF	Insert Module into slot
Open (Full extracted)	ON	Module is ready to attempt activation
Closed (Pushed all way in)	Long Blink	Hot-Swap Negotiation
Closed (Pushed all way in)	OFF	Module is ready & powered

Table 7-1: AMC Module Insertion

When the blue LED does not go off, but returns to the "ON" state, the module FRU information is invalid or the carrier cannot provide the necessary power.

#### 7.1.2 Extraction

Typical Extraction sequence:

Handle	Blue LED	Description
Pulled out 1/2	OFF	Request Hot-Swap
Pulled out 1/2	Short Blink	Hot-Swap Negotiation
Pulled out 1/2	ON	Module is ready to be extracted
Open (Full extracted)	ON	Extract Module from slot

Table 7-2: AMC Module Extraction

### 7.2 Installation of an FMC Module

Before installing an FMC module, be sure that the power supply for the TAMC631 is turned off.

The components are Electrostatic Sensitive Devices (ESD). Use an anti-static mat connected to a wristband when handling or installing the components.



### 7.3 Using FMCs with Mid-size faceplates

The TAMC631 places the FMC directly at the AMC faceplate. A TAMC631 Mid-size faceplate provides a cutout to ease the installation of the FMC to the TAMC631. Pins of FMC I/O-connectors that protrude on the Side 2 of the FMC may still touch the AMC front panel. This is a potential hazardous electrical problem, depending on the I/O circuitry used.




Figure 7-1: Using FMCs with Mid-size faceplates

It is within the responsibility of the user to carefully check if a specific FMC can be used on a mid-size TAMC631. If you are not sure if the available spacing to conductive parts of the FMC is sufficient, it is strongly recommended to use a TAMC631 with full-size front panel.

### 7.4 Voltage Limits on FMC Modules

The AMC.0 specification limits the voltages on AMC modules to following thresholds:

	DC voltage	AC voltage
Positive	+27V	+27V peak
Negative	-15V	-15V peak

Table 7-3: Voltage Limits on FMC Modules

For FMC modules using voltages (including I/O voltages) that exceed these thresholds, an additional insulation to adjacent modules or carrier boards becomes necessary.



# 8 Pin Assignment – I/O Connector

### 8.1 Overview




Figure 8-1: Connector Positions




Figure 8-2: Connector and DIP-switch Positions

### 8.2 I/O Circuitry

All I/O lines are directly connected to the FPGA-pins. Together with the adjustable  $V_{\text{CCO}}$  and  $V_{\text{REF}}$  this maintains the flexibility of the Selectl/O technology of the Spartan-6 FPGA. Refer UG381: Spartan-6 FPGA Selectl/O Resources User Guide for Selectl/O interface signal standards, slew rate control and current drive strength capabilities.



### 8.2.1 Differential Signaling

As defined in the FMC specification, the TAMC631 expects the AC-coupling for DP signals to be placed on the FMC. The board traces are routed with  $50\Omega$  single-ended and  $100\Omega$  differential impedance.

### 8.3 J2 JTAG Header

This header directly connects a JTAG interface cable to the JTAG pins of the FPGA for readback and real-time debugging of the FPGA design. The pinout of this header matches the pinout of the Xilinx Platform Cable USB II. This allows the direct usage of Xilinx software-tools like Chipscope or iMPACT with the Platform Cable USB II. The connector is a 2mm dual row shrouded header.

Pin	Signal	Description
1	NC	Not Connected
2	$V_{REF}$	JTAG Reference Voltage (3.3V)
3	GND	Ground
4	TMS	Test Mode Select Input
5	GND	Ground
6	TCK	Test Clock
7	GND	Ground
8	TDO	Test Data Output (TAP Controller: TDI)
9	GND	Ground
10	TDI	Test Data Input (TAP Controller: TDO)
11	GND	Ground
12	NC	Not Connected on Platform Cable USB II, used for Test Logic Reset TRST# on the TAMC631
13	PGND	JTAG pseudo ground. Optional. Not connected on the TAMC631
14	HALT	HALT_INIT_WP signal. Optional. Not connected on the TAMC631

Table 8-1: Pin Assignment JTAG Header J2



### 8.4 X1 AMC-Connector

This is an excerpt from the AMC-connector pin assignment. Only the user available signals are listed.

Pin	Signal	Description			
11	Tx0+	AMC port 0			
12	Tx0-	GbE0			
14	Rx0+	Only for TAMC631 with XC6S75T			
15	Rx0-				
20	Tx1+	AMC port 1			
21	Tx1-	GbE1			
23	Rx1+	Only for TAMC631 with XC6S75T			
24	Rx1-				
44	Tx4+	AMC port 4			
45	Tx4-	PCle			
47	Rx4+				
48	Rx4-				
80	FCLKA+	Fabric Clock (100MHz)			
81	FCLKA-				

Table 8-2: Pin Assignment AMC Connector X1



# 8.5 X2 FMC LPC Connector

The TAMC631 provides a full Low Pin Count interface. The connector is a Samtec #ASP-134603-01.

Pin	K	J	Н	G	F	Е	D	С	В	Α
1	NC	NC	VREF_A_M2C	GND	NC	NC	PG_M2C	GND	NC	NC
2	NC	NC	PRSNT_M2C_L	CLK1_M2C_P	NC	NC	GND	DP0_C2M_P	NC	NC
3	NC	NC	GND	CLK1_M2C_N	NC	NC	GND	DP0_C2M_N	NC	NC
4	NC	NC	CLK0_M2C_P	GND	NC	NC	GBTCLK0_M2C_P	GND	NC	NC
5	NC	NC	CLK0_M2C_N	GND	NC	NC	GBTCLK0_M2C_N	GND	NC	NC
6	NC	NC	GND	LA00_P_CC	NC	NC	GND	DP0_M2C_P	NC	NC
7	NC	NC	LA02_P	LA00_N_CC	NC	NC	GND	DP0_M2C_N	NC	NC
8	NC	NC	LA02_N	GND	NC	NC	LA01_P_CC	GND	NC	NC
9	NC	NC	GND	LA03_P	NC	NC	LA01_N_CC	GND	NC	NC
10	NC	NC	LA04_P	LA03_N	NC	NC	GND	LA06_P	NC	NC
11	NC	NC	LA04_N	GND	NC	NC	LA05_P	LA06_N	NC	NC
12	NC	NC	GND	LA08_P	NC	NC	LA05_N	GND	NC	NC
13	NC	NC	LA07_P	LA08_N	NC	NC	GND	GND	NC	NC
14	NC	NC	LA07_N	GND	NC	NC	LA09_P	LA10_P	NC	NC
15	NC	NC	GND	LA12_P	NC	NC	LA09_N	LA10_N	NC	NC
16	NC	NC	LA11_P	LA12_N	NC	NC	GND	GND	NC	NC
17	NC	NC	LA11_N	GND	NC	NC	LA13_P	GND	NC	NC
18	NC	NC	GND	LA16_P	NC	NC	LA13_N	LA14_P	NC	NC
19	NC	NC	LA15_P	LA16_N	NC	NC	GND	LA14_N	NC	NC
20	NC	NC	LA15_N	GND	NC	NC	LA17_P_CC	GND	NC	NC
21	NC	NC	GND	LA20_P	NC	NC	LA17_N_CC	GND	NC	NC
22	NC	NC	LA19_P	LA20_N	NC	NC	GND	LA18_P_CC	NC	NC
23	NC	NC	LA19_N	GND	NC	NC	LA23_P	LA18_N_CC	NC	NC
24	NC	NC	GND	LA22_P	NC	NC	LA23_N	GND	NC	NC
25	NC	NC	LA21_P	LA22_N	NC	NC	GND	GND	NC	NC
26	NC	NC	LA21_N	GND	NC	NC	LA26_P	LA27_P	NC	NC
27	NC	NC	GND	LA25_P	NC	NC	LA26_N	LA27_N	NC	NC
28	NC	NC	LA24_P	LA25_N	NC	NC	GND	GND	NC	NC
29	NC	NC	LA24_N	GND	NC	NC	TCK	GND	NC	NC
30	NC	NC	GND	LA29_P	NC	NC	TDI	SCL	NC	NC
31	NC	NC	LA28_P	LA29_N	NC	NC	TDO	SDA	NC	NC
32	NC	NC	LA28_N	GND	NC	NC	3.3V AUX	GND	NC	NC
33	NC	NC	GND	LA31_P	NC	NC	TMS	GND	NC	NC
34	NC	NC	LA30_P	LA31_N	NC	NC	TRST_L	GA0	NC	NC
35	NC	NC	LA30_N	GND	NC	NC	GA1	12V	NC	NC
36	NC	NC	GND	LA33_P	NC	NC	3.3V	GND	NC	NC
37	NC	NC	LA32_P	LA33_N	NC	NC	GND	12V	NC	NC
38	NC	NC	LA32_N	GND	NC	NC	3.3V	GND	NC	NC
39	NC	NC	GND	VADJ	NC	NC	GND	3.3V	NC	NC
40	NC	NC	VADJ	GND	NC	NC	3.3V	GND	NC	NC

Table 8-3: Pin Assignment FMC-Connector X2



# 8.6 X3 Debug-Connector

Pin	Signal	I/O	Description	
1	JTAG SEL	0	A 1.2k pullup to 3.3 Volt is located on the TAMC631	
2	3.3V	0	JTAG reference I/O voltage	
3	TDO	0	Test Data Output	
4	GND	-	Ground	
5	TDI	I	Test Data Input	
6	TMS	- 1	Test Mode Select Input	
7	GND	-	Ground	
8	TCK	- 1	Test Clock	
9	GND	-	Ground	
10	UART_RxD	I	FPGA UART Receive Data	
11	1.5V	0	UART reference I/O voltage	
12	UART_TxD	0	FPGA UART Transmit Data	
13	GND	-	Ground	
14	MMC_RX	I	MMC UART Receive Data	
15	MP	0	UART reference I/O voltage	
16	MMC_TX	0	MMC UART Transmit Data	
17	GND	-	Ground	
18	3.3V	0	+3.3 Volt	
19	1.5V	0	User signal reference I/O voltage	
20	GPIO_BUT	I	User signal connected to the FPGA, A 10k pullup to 1.5 Volt is located on the TAMC631	

Table 8-4: Pin Assignment Debug Connector X3